ENERGY EFFICIENT DESALINATOR

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Energy Efficient Protocol Design

Recent studies have shown that the total energy consumed by the Internet has followed an increasing trend over the years. A considerable part of this energy is wasted due to an inefficient utilization of edge devices, i.e., Personal Computers (PCs) and other user equipment in homes and offices. PCs are often left on even when they are not used (e.g., overnight or during weekends), while other e...

متن کامل

Energy Efficient Packet Processing1

Modern packet processing hardware (e.g. IPv6-supported routers) demands high processing power, while it also should be power-efficient. In this paper we present an architecture for high-speed packet processing with a hierarchical chip-level power management that minimizes the energy consumption of the system. In particular, we present a modeling framework that provides an easy way to create new...

متن کامل

Energy Efficient Computing ArchItectures

The CAIRN project-team researches new architectures, algorithms and design methods for flexible, secure, fault-tolerant, and energy-efficient domain-specific system-on-chip (SOC). As performance and energy-efficiency requirements of SOCs, especially in the context of multi-core architectures, are continuously increasing, it becomes difficult for computing architectures to rely only on programma...

متن کامل

Energy Efficient Surfing

Surfing is a latchless pipelining technique where the propagation delays of gates and other logic functions are modulated to produce event attractors. We describe a test chip that demonstrates a surfing pipeline ring and then introduce new circuits that dramatically reduce the energy overhead for surfing. Our test chip implements a twelve-stage, surfing ring that supports two independent waves ...

متن کامل

Energy-Efficient Pipelines

We discuss the design of energy-efficient pipelines for asynchronous VLSI architectures. To maximize throughput in asynchronous pipelines it is often necessary to insert buffer stages, increasing the energy overhead. Instead of optimizing pipelines for minimum energy or maximum throughput, we consider a joint energy-time metric of the form E , where E is the energy per operation and is the time...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Herald of Dagestan State Technical University. Technical Sciences

سال: 2018

ISSN: 2542-095X,2073-6185

DOI: 10.21822/2073-6185-2017-44-4-49-57